Using silicon MOSFETs with thin (5 nm) thermally grown SiO 2 gate dielectrics, we characterize the density of electrically active traps at low temperature after 16 keV phosphorus ion implantation through the oxide. We find that, after rapid thermal annealing at 1000
Introduction
Device fabrication involving ion implantation is widespread in the semiconductor industry, with applications ranging from ohmic contacts to shallow junctions [1, 2] . Methods to increase the performance of classical transformers [3] , new types of classical computation [4] and a number of solidstate implementations of quantum computation (QC) [5] [6] [7] [8] [9] [10] , all involving ion implantation of few or single ions, have been proposed. In the proposal by Hollenberg et al [9] , for example, the position of the donor electron on one of two implanted [11] closely spaced P donors in Si act as the qubit.
In all of these devices, electrically active defects caused by ion implantation must be eliminated so that operations involving single electrons are not compromised. To ensure that this requirement is met, it is important to characterize the effects of ion implantation on the trap density. It is also important that all implanted donors be activated for the device to function correctly. Given that these devices are intended to be operated in the few or single electron regime, a nonactivate donor anywhere in the device would strongly inhibit device function.
Previous studies of damage caused by ion implantation have mainly involved capacitive measurements (e.g., capacitance voltage, deep level transient spectroscopy [12] ) or have focused on room temperature measurements [13] . This paper focuses on the characterization of implantation-induced defects in MOSFET devices using dc transport measurements at low temperature, where silicon-based quantum computer devices are most likely to be operated. We also study the donor activation of these implants.
Method
MOSFETs are convenient to fabricate, have widely understood characteristics, and allow electrical measurements to be restricted to near the Si-SiO 2 interface [14] , the area of interest for low-energy implantation studies. Additionally, the processing used in the fabrication of MOSFETs is expected to be compatible with the fabrication processes used, for example, in silicon-based quantum computer devices. This allows the possibility of fabricating on-chip characterization devices.
For these reasons, MOSFETs were used to characterize the implant damage in this study.
Mobility and critical density at 4.2 K
Numerous methods exist for characterizing the electrically active damage, or traps, at room temperature [15] . At cryogenic temperatures, where standard capacitance based methods fail due to the long thermal emission time, a number of more complex methods also exist [16] . Some simpler methods using the Hall effect involve comparing measured values of carrier density with theoretical predictions [17, 18] . We use a method that involves only conductance and Hall measurements, removing errors associated with comparison to theory and allowing for ease of measurement.
At low temperatures, the mobility, µ, of an electron in the inversion layer of a MOSFET as a function of the carrier density, n, is characterized by a critical density, n crit , below which no conduction occurs. The lack of conductivity below the critical density is due to a freeze out of free carriers due to impurity binding [19] . The method used to characterize the trap density in this work is based on the above property. The mobility as a function of the carrier density was determined from Hall measurements. The critical density was then determined by extrapolating the linear region of µ versus log(n) above the critical density to zero. The trap density of the device is taken to be the critical density.
Measurements at 4.2 K were performed to determine the number of electrically active traps present at these temperatures. The 4-terminal resistivity, ρ, of the inversion layer was measured at numerous gate voltages.
Hall measurements were taken from B = 0 to 0.5 T, for at least five gate voltages per sample. The carrier density as a function of gate voltage was determined from these measurements. The mobility was determined using both the resistivity and the carrier density by relation [1] µ = 1/(ρne).
(1)
Threshold voltage shift at room temperature
To determine the fraction of implanted ions that were activated, the threshold voltage shift was analysed. Assuming the ions are implanted to a constant depth (i.e., a delta function approximation), the relation between doping and threshold shift is given by [1] 
where n act is the number of activated donors per unit area, V th is the change in threshold voltage and C imp is the capacitance per unit area between the implanted ion layer and the gate.
As the implant distribution sits 20 nm into the silicon, the capacitance is the sum of that due to the oxide and the silicon layer, i.e.,
where d ox is 5 nm, ox is 3.7, d Si is 20 nm and Si is 11.9.
It is important to note that this method is only valid for ionised impurities, and for this reason the measurements were performed at room temperature. The effect of incomplete ionization [20] is discussed with the results.
To confirm the validity of the delta approximation, once the number of ionized impurities was determined, the expected threshold shift was calculated using a model for the implants that consisted of a series of very thin, uniform implant regions that very closely followed the actual implant distribution. The threshold shift due to each of these was determined and the total shift found. There was a negligible (<1%) difference between these methods, indicating that the original single delta approximation was sufficient.
Modelling, using a one-dimensional Poisson solver [21] , of both implanted and unimplanted devices was also performed. The carrier density as a function of depth for a number of gate voltages was determined, and integrated to find the carrier density as a function of gate voltage. The threshold in these simulations was compared to the experimentally measured threshold, again confirming the density of activated ions.
Device fabrication
The devices used in this study, Hall-bar geometry MOSFETs, were fabricated on a high resistivity (>5000 cm) n-type Si 100 substrate. After etching in a 10% HF solution for 10 s to remove the native oxide, a 5 nm thermal oxide layer was grown. Two implant species, P and Si, were used, P as this is the most common donor in silicon and has important applications in QC proposals, and the Si as a control. A number of devices were then implanted with either P at 16 keV or Si at 15 keV. This results in an implant distribution centred approximately 20 nm into the silicon, with a straggle of approximately 7 nm [1] . A number of different doses were implanted, ranging from no implant to 5 × 10 12 cm −2 . Rapid thermal annealing at 1000
• C for 5 s in a N 2 ambient was then applied to all devices. For both the gate and ohmic metallization 200 nm of aluminium was used. Following metallization, the devices were annealed at 400
• C for 15 min in forming gas (5% hydrogen, 95% nitrogen).
We point out that only one set of annealing conditions have been used, and that different results maybe expected if these conditions are varied.
Results

Implant activation at room temperature
The I-V characteristics of the MOSFETs were measured at room temperature. The results for different P implant densities are shown in figure 1. The threshold voltage was taken to be the intersection of the linear fit to the sub-threshold current and the linear fit to the current in the region just above the point where the current deviates from the sub-threshold current. As expected, the threshold voltage is decreased by the addition of n-type dopants. The Si implanted control devices did not show a decrease in threshold voltage, which shows that the change in threshold is due to the incorporation of donors, and not the creation of charged damage during implantation.
The activation ratio is defined as the number of activated P atoms (i.e., those sitting in substitutional sites) divided by the number of implanted P ions. The threshold voltage shift is determined by the number of charged P donors, which is the product of the number of activated donors and the probability that they are ionised. Figure 3 shows the measured ionization ratio (activation ratio times probability of activation) as a function of the implant dose. The ionization ratio is found to decrease with increasing implant dose. This is expected, given that the fraction of ionized donors is known to decrease with increasing density of donors 4 , due to the increased number of dopant states available, even at room temperature [20] .
We note that recent studies of P-implanted silicon by spreading resistance analysis (SRA) have shown the opposite trend-that the apparent activation ratio increases with increasing implant dose [7, 22] . This discrepancy might possibly be explained by the presence of a native (poor quality) oxide with a high trap density in very close proximity to the implanted region, caused by cutting the wafer at a very shallow angle. If a significant density of electrons are caught in traps at the native oxide interface they do not contribute to conduction, so that the number of free electrons appears lower than that expected due to the implant dose. This effect would be particularly significant at low implant dose, where the native oxide trap density is much higher than the P density, but would be less important at high doses, leading to an apparent activation ratio that increases with increasing implant dose, as observed in [7, 22] . If this is the case, it means that spreading resistance measurements are not well suited to measurements of low dose, near surface implants; however, more work on understanding the difference between these two measurement techniques is required (see, for example, [23] ).
It is significant however that after RTA and for an implant dose of 2 × 10 12 cm −2 with an average spacing of ∼7 nm, the ionization ratio is 0.99 ± 0.05, indicating almost complete activation and ionization. Assuming that this near complete activation holds for doses below 2 × 10 12 cm −2 , this result suggests that it will be possible to fabricate a device where the donor spacing is ∼20 nm, such as the qubit proposed by Kane [5] , with almost complete donor activation.
Another interesting feature to note is the appearance of three distinct conduction regimes in the implanted devices, labelled I, II and III in figure 1 . In region II, from threshold to the threshold associated with the unimplanted device, the device current increases near linearly. Above the unimplanted 4 In equation (2.34) on p 80 of [24] , we see that
Unimplanted Implanted Figure 4 . Calculated carrier density as a function of depth and gate voltage at room temperature for an unimplanted MOSFET (left) and for a MOSFET with a P implant dose of 3.5 × 10 12 cm −2 (right). T = 300 K.
threshold, when the device enters inversion, the device current returns to the expected form but with an offset (region III). In region I, below threshold, there is a constant current unaffected by the gate voltage, but which increases with implant density.
The source of this current is unknown. A possible explanation is that the silicon dioxide used as an implant mask was not thick enough, resulting in an implant in the area outside of the gated area. However, the thickness of the implant mask (∼200 nm) should be more than adequate to stop all of the implanted ions, which have a range of ∼15 nm in SiO 2 at 15 keV [1] . Alternatively, Poisson modelling shows that there is a small increase in the carrier density deep in the silicon (∼50 nm) for implanted devices at negative gate voltages (see figure 4 ). This would explain the increased conduction, except that the carrier density at negative voltages is five orders of magnitude smaller than that at positive voltages, which does not explain the high current observed. More work is needed to understand the cause of this conduction. Modelling of the devices using a one-dimensional Poisson solver [21] was undertaken, and the carrier density as a function of depth for a number of gate voltages are presented in figure 4 . In the implanted devices, an increase in the carrier density, centred at the mean implant depth, d Si , is observed. The density in this region increases with gate voltage, until the unimplanted threshold is reached. For higher gate voltages, the carrier density is dominated by the inversion layer adjacent to the Si-SiO 2 interface.
The total carrier density at a given gate voltage and implant density was determined by integrating the calculated carrier density to a depth of 100 nm. The results are shown in figure 2. These traces have a similar form to the measured current ( figure 1) showing the two distinct conduction regimes above threshold, but not the sub-threshold current. The effect of scattering can be seen in the deviation of the measured current from the calculated carrier density. The threshold however should not be effected by the scattering mechanisms, and the current should go to zero at the same gate voltage as the carrier density.
Calculations were performed for devices with P implants of 2, 2.7 and 3 ×10 12 cm −2 , the density of activated donors determined from the threshold voltage shift. The threshold found in these calculations was in good agreement with that observed experimentally, and better than those simulations where the incomplete ionization of donors was not considered. This indicates that the analysis of the activation ratio is correct.
To summarize, we find that there is a decrease in the threshold voltage due to the implantation of donors, although the magnitude of the decrease is smaller than expected. This maybe due to the incomplete ionization of the implanted donors, which serves to limit their effect on the threshold voltage. We find that for an implant of 2 × 10 12 cm −2 , the activation is near 100%.
Damage due to implantation
We now turn to consider the damage caused by the implantation process. Figure 5 shows the mobility of P implanted MOSFETs at a number of different doses. The traces show the usual form of the low-temperature mobility, that is, at low density, an increasing mobility limited by impurity scattering, and at high density, a decreasing mobility limited by scattering due to interface roughness. Traces for a number of different implant densities are shown.
In the P implanted devices, the maximum mobility is seen to decrease and move to higher carrier densities (figure 6) as the implant dose is increased, indicating an increase in ionized impurity scattering. For Si-implanted devices the mobility, shown in figure 5 , does not show this effect. As the Si and P ions are of similar mass, and are implanted at similar energies, they should cause similar damage to the Si lattice during implantation. As the decrease in mobility is not seen in the Si-implanted devices, the cause of the increased scattering does not appear to be the implantation process. This result suggests that the RTA is able to repair all damage from implantation. An alternate explanation is that stable P-related defects may form during the annealing process accounting for the increased trap density, but we believe that this will be a secondary effect when compared to the lattice damage caused during implantation.
It is important to note that there are variations in the mobilities across wafers and from chip to chip, however, the deviation between devices on a similar chip is much smaller than that from chip to chip from the same wafer, which is smaller again than that from wafer to wafer. To combat this, . Maximum mobility (left) and carrier density at which maximum mobility occurs (right) as a function of P implant density. Both the decrease in mobility and the movement of peak mobility to higher density indicate an increase in charged impurity scattering as the implant dose is increased.
the measurements for a given implant species were taken from single wafers. The wafers were cleaved into quarters, with each quarter implanted at a different dose, and one quarter being left unimplanted. As a result, it is difficult to compare numerically the results from wafer to wafer. This explains the higher peak mobility in the Si-implanted devices compared to the P-implanted devices.
The critical density of both P-and Si-implanted devices is shown in figure 7 . For P-implanted devices, the critical density increases linearly with implant density. Equating the critical density with the trap density [19] shows that each implanted ion has an equivalent effect to the creation of 0.08 ± 0.03 additional traps. For Si implanted devices, this effect decreases to 0.009 ± 0.005 additional traps.
The above results can be explained by the straggle of the implanted ions. Modelling of the implanted ion distribution using data from [1] shows that, for the implant energy used, approximately 10% of implanted ions sit within 10 nm of the interface. Modelling of the wavefunction using [21] and other studies [25] shows that electrons in the inversion layer are localized to within approximately 10 nm of the Si-SiO 2 interface. Hence, only about 10% of the implanted ions will interact strongly with the electrons in the inversion layer.
Below threshold, there are no electrons in the 2DEG, and all donor electrons are bound to the P implants. Above threshold, when the channel is populated with electrons, the additional electrons serve to screen the P donors, and they are unable to localize any electron [25] . At this point, the ionized Figure 7 . Trap density versus implant density for both P-and Si-implanted devices. Linear fits to the data are shown. The data for P implants at 5 × 10 11 cm −2 are for a device fabricated on a separate wafer.
P donor serves to scatter the electrons in the 2DEG, leading to the increased ionized impurity scattering seen in figure 5 . This also explains the movement of the critical density, as the electrons that are localized below the threshold are free to contribute to the Hall voltage, and thus the carrier density, above threshold.
The increase in the critical density (8% of implant) is in good agreement with the number of implanted donors near the 2DEG (∼100% of implant), again suggesting that RTA is able to remove all damage caused by implantation, and that the increased scattering and trapping is due only to the P donors close to the Si-SiO 2 interface.
Another important characteristic is the density of electron traps in the unimplanted device. This was found to be 2.1 (±0.3) × 10 11 cm −2 . This equates to a trap spacing of 21.8 ± 1.7 nm. For a Kane architecture quantum computer, this is approximately the qubit-qubit spacing (20 nm) . This means that for every implanted P donor there is approximately one electron trap, which will interfere with device operation, either by localizing the donor electron or by other methods. While this density of traps maybe suitable for fabrication of a small number of silicon-based qubits, it will need to be reduced, for example by improving the oxide quality, for the large-scale (many qubit) implementations that are proposed.
Conclusions
We have characterized the density of electrically active traps at low temperature, using dc conductance measurements in silicon MOSFETs. We determine the effect of low-energy low-density Si-and P-ion implantation into a Si-SiO 2 system, and found that the Si implantation had no effect on the lowtemperature trap density, whilst the P implantation resulted in an additional 0.08 (±0.01) traps per implanted ion. We interpret these additional traps to be P donors in the conduction channel acting to localize donor electrons, and not damage due to implantation.
We also find that the electrical activation of the implanted donors to be near complete at a dose of 2×10 12 cm −2 , falling to approximately 60% at a dose of 5 × 10 12 cm −2 . This indicates that a device that requires a donor spacing of approximately 20 nm, such as the Kane quantum computer, can be fabricated with near 100% activation using ion implantation.
